

MOSFET – Dual, P-Channel, POWERTRENCH®

30 V, -29 A, 90 m Ω

FDMA3023PZ

Description

This Device is Designed Specifically as a Single Package Solution for the battery charge switch in cellular handset and other Ultra-Portable Applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 Package Offers Exceptional Thermal Performance for its physical size and is well suited to linear mode applications.


Features

- Max $R_{DS(on)} = 90 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -2.9 \text{ A}$
- Max $R_{DS(on)} = 130 \text{ m}\Omega$ at $V_{GS} = -2.5 \text{ V}$, $I_D = -2.6 \text{ A}$
- Max $R_{DS(on)} = 170 \text{ m}\Omega$ at $V_{GS} = -1.8 \text{ V}$, $I_D = -1.7 \text{ A}$
- Max $R_{DS(on)} = 240 \text{ m}\Omega$ at $V_{GS} = -1.5 \text{ V}$, $I_D = -1.0 \text{ A}$
- Low Profile 0.8 mm Maximum in the New Package MicroFET™ 2x2 mm
- HBM ESD Protection > 2 kV (Note 3)
- These Devices is Pb-Free, Halide Free and is RoHS Compliant
- Free From Halogenated Compounds and Antimony Oxides

ABSOLUTE MAXIMUM RATINGS T_A = 25°C unless otherwise noted

Symbol	Parameter	Value	Unit
V _{DS}	Drain to Source Voltage	-30	V
V_{GS}	Gate to Source Voltage	±8	V
I _D	Drain Current - Continuous (Note 1a) - Pulsed	-2.9 -6	Α
P _D	Power Dissipation T _A = 25°C (Note 1a)	1.4	W
	Power Dissipation T _A = 25°C (Note 1b)	0.7	
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




D1 G2 S2

MicroFET

WDFN6 2X2, 0.65P

CASE 511DA



MARKING DIAGRAM



&Z = Assembly Plant Code
&2 = 2-Digit Date-Code
&K = 2-Digit Lot Code
323 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMA3023PZ	WDFN-6 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient (Note 1a)	86	°C/W
$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient (Note 1b)	173	°C/W
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1c)	69	°C/W
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1d)	151	°C/W


ELECTRICAL CHARACTERISTICS $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C	-	-24	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V	-	-	-1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±8 V, V _{DS} = 0 V	-	-	±100	nA
On Charac	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.4	-0.6	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C	-	3	_	mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$\begin{split} &V_{GS} = -4.5 \text{ V, } I_D = -2.9 \text{ A} \\ &V_{GS} = -2.5 \text{ V, } I_D = -2.6 \text{ A,} \\ &V_{GS} = -1.8 \text{ V, } I_D = -1.7 \text{ A,} \\ &V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A,} \\ &V_{GS} = -4.5 \text{ V, } I_D = -2.9 \text{ A, } T_J = 125^{\circ}\text{C} \end{split}$	- - - -	71 97 122 151 110	90 130 170 240 140	mΩ
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -2.9 \text{ A}$	-	10	-	S
Dynamic (Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	_	400	530	pF
C _{oss}	Output Capacitance		-	55	70	pF
C _{rss}	Reverse Transfer Capacitance		-	45	65	pF
Switching	Characteristics					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_{D} = -1.0 \text{ A},$ $V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	1	5	10	ns
t _r	Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	-	4	10	ns
t _{d(off)}	Turn-Off Delay Time		-	62	100	ns
t _f	Fall Time		-	18	33	ns
Q_{gTOT}	Total Gate Charge	$V_{DD} = -15 \text{ V}, I_D = -2.9 \text{ A}, V_{GS} = -4.5 \text{ V}$	-	7.9	11	nC
			-	0.9	-	nC
Q_{gs}	Gate to Source Gate Charge	1	-	1.9	-	nC
Q_{gd}	Gate to Drain "Miller" Charge					
Drain-Sou	urce Diode Characteristics and Maximum F	Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	-1.1	Α
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.1 A (Note 2)	-	-0.8	-1.2	V
t _{rr}	Reverse Recovery Time	$I_F = -2.9 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$	-	18	33	ns
Q _{rr}	Reverse Recovery Charge	1	-	6.6	13	nC
						1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


NOTES:

- 1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.
 - (a) $R_{\theta,JA} = 86 \,^{\circ}\text{C/W}$ when mounted on a 1 in² pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.
 - (b) $R_{\theta JA}$ = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.
 - (c) $R_{\theta JA} = 69$ °C/W when mounted on a 1 in² pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For dual operation.
 - (d) $R_{\theta JA} = 151$ °C/W when mounted on a minimum pad of 2 oz copper. For dual operation.




- 2. Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

TYPICAL CHARACTERISTICS Tc = 25 °C unless otherwise noted



TYPICAL CHARACTERISTICS Tc = 25 °C unless otherwise noted (CONTINUED)






Figure 11. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS Tc = 25 °C unless otherwise noted (CONTINUED)






Figure 12. Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH is registered trademark and MicroFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


WDFN6 2x2, 0.65P CASE 511DA ISSUE O

DATE 31 JUL 2016









NOTES:

- A. CONFORM TO JADEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

F. NON-JEDEC DUAL DAP

DOCUMENT NUMBER:	98AON13615G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales